# LM567x 语音解码器

## 1 特性

- 频率范围为 20:1（可通过外部电阻器调整）
- 具有 100mA 灌电流能力的逻辑兼容输出
- 带宽在 0 至 14% 之间可调
- 有效抑制带外信号和噪声
- 抗虚假信号干扰
- 中心频率高度稳定
- 中心频率在 0.01Hz 至 500kHz 之间可调

## 2 应用

- 按键音解码
- 精密振荡器
- 频率监测和控制
- 宽带 FSK 调制
- 超声波控制
- 载波电流遥控
- 通信寻呼解码器


## 3 说明

LM567 和 LM567C 为通用型语音解码器，设计用于在通带内有输入信号时，将饱和晶体管的开关接地。电路包含由压控振荡器驱动的 I 和 Q 检测器，该振荡器决定了解码器的中心频率。外部元件用于独立设定中心频率、带宽和输出延迟。

**器件信息**(1)

| 器件型号 | 封装 | 封装尺寸（标称值） |
|---|---|---|
| LM567C | SOIC (8) | 4.90mm × 3.91mm |
| | PDIP (8) | 9.81mm × 6.35mm |

(1) 如需了解所有可用封装，请见数据表末尾的可订购产品附录。




简化版图表

本文档旨在为方便起见，提供有关 TI 产品中文版本的信息，以确认产品的概要。有关适用的官方英文版本的最新信息，请访问 www.ti.com，其内容始终优先。TI 不保证翻译的准确性和有效性。在实际设计之前，请务必参考最新版本的英文版本。

# Table of Contents

**1 特性**.....1
**2 应用**.....1
**3 说明**.....1
**4 Revision History**.....2
**5 Device Comparison**.....3
**6 Pin Configuration and Functions**.....3
**7 Specifications**.....4
7.1 Absolute Maximum Ratings.....4
7.2 Recommended Operating Conditions.....4
7.3 Thermal Information.....4
7.4 Electrical Characteristics.....5
7.5 Typical Characteristics.....6
**8 Parameter Measurement Information**.....8
**9 Detailed Description**.....8
9.1 Overview.....8
9.2 Functional Block Diagram.....8
9.3 Feature Description.....9
9.4 Device Functional Modes.....10
**10 Application and Implementation**.....12
10.1 Application Information.....12
10.2 Typical Applications.....12
**11 Power Supply Recommendations**.....18
**12 Layout**.....18
12.1 Layout Guidelines.....18
12.2 Layout Example.....18
**13 Device and Documentation Support**.....19
13.1 接收文档更新通知.....19
13.2 支持资源.....19
13.3 Trademarks.....19
13.4 Electrostatic Discharge Caution.....19
13.5 术语表.....19
**14 Mechanical, Packaging, and Orderable Information**.....19

## 4 Revision History

注：以前版本的页码可能与当前版本的页码不同

| Changes from Revision E (October 2014) to Revision F (January 2022) | Page |
|---|---|
| • Changed the pin number of 5 and 6 in the Pin Functions table | 3 |
| • Changed 方程式 1 | 9 |
| • Changed 方程式 2 | 13 |

| Changes from Revision D (March 2013) to Revision E (October 2014) | Page |
|---|---|
| • 添加了 *引脚配置和功能* 部分、*特性说明* 部分、*器件功能模式*、*应用和实施* 部分、*电源相关建议* 部分、*布局* 部分、*器件和文档支持* 部分以及 *机械、封装和可订购信息* 部分 | 1 |

| Changes from Revision C (March 2013) to Revision D (March 2013) | Page |
|---|---|
| • Changed layout of National Data Sheet to TI format | 9 |


Copyright © 2022 Texas Instruments Incorporated

## 5 Device Comparison

表 5-1. Device Comparison

| DEVICE NAME | DESCRIPTION |
|---|---|
| LM567, LM567C | General Purpose Tone Decoder |
| LMC567 | Same as LM567C, but lower power supply current consumption and double oscillator frequency |

## 6 Pin Configuration and Functions





图 6-1. 8-Pin PDIP (P) and SOIC (D) Package Top View

表 6-1. Pin Functions

| PIN | | TYPE | DESCRIPTION |
|---|---|---|---|
| NAME | NO. | | |
| GND | 7 | P | Circuit ground. |
| IN | 3 | I | Device input. |
| LF_CAP | 2 | I | Loop filter capacitor pin (LPF of the PLL). |
| OUT | 8 | O | Device output. |
| OF_CAP | 1 | I | Output filter capacitor pin. |
| T_CAP | 6 | I | Timing capacitor connection pin. |
| T_RES | 5 | I | Timing resistor connection pin. |
| VCC | 4 | P | Voltage supply pin. |

Copyright © 2022 Texas Instruments Incorporated

# 7 Specifications

## 7.1 Absolute Maximum Ratings

See (1) (2)

| | | | MIN | MAX | UNIT |
|---|---|---|---|---|---|
| Supply Voltage Pin | | | | 9 | V |
| Power Dissipation(1) | | | | 1100 | mW |
| $V_8$ | | | | 15 | V |
| $V_3$ | | | | −10 | V |
| $V_3$ | | | | $V_4$ + 0.5 | V |
| Operating Temperature Range | LM567CM, LM567CN | | 0 | 70 | °C |
| | PDIP Package | Soldering (10 s) | | 260 | °C |
| | SOIC Package | Vapor Phase (60 s) | | 215 | °C |
| | | Infrared (15 s) | | 220 | °C |
| Storage temperature range, $T_{stg}$ | | | −65 | 150 | °C |

(1) Absolute Maximum Ratings indicate limits beyond which damage to the device may occur. *Recommended Operating Conditions* indicate conditions for which the device is functional, but do not ensure specific performance limits. *Electrical Characteristics* state DC and AC electrical specifications under particular test conditions which ensure specific performance limits. This assumes that the device is within the Recommended Operating Conditions. Specifications are not ensured for parameters where no limit is given, however, the typical value is a good indication of device performance.
(2) See http://www.ti.com for other methods of soldering surface mount devices.

## 7.2 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

| | | MIN | MAX | UNIT |
|---|---|---|---|---|
| $V_{CC}$ | Supply Voltage | 3.5 | 8.5 | V |
| $V_{IN}$ | Input Voltage Level | – 8.5 | 8.5 | V |
| $T_A$ | Operating Temperature Range | – 20 | 120 | °C |

## 7.3 Thermal Information

| THERMAL METRIC(1) | | LM567C | | UNIT |
|---|---|---|---|---|
| | | D (SOIC) | P (PDIP) | |
| | | 8 PINS | | |
| $R_{\theta JA}$ | Junction-to-ambient thermal resistance | 107.5 | 53.0 | °C/W |
| $R_{\theta JC(top)}$ | Junction-to-case (top) thermal resistance | 54.6 | 42.3 | |
| $R_{\theta JB}$ | Junction-to-board thermal resistance | 47.5 | 30.2 | |
| $\psi_{JT}$ | Junction-to-top characterization parameter | 10.0 | 19.6 | |
| $\psi_{JB}$ | Junction-to-board characterization parameter | 47.0 | 30.1 | |

(1) For more information about traditional and new thermal metrics, see the *Semiconductor and IC Package Thermal Metrics* application report, (SPRA953).


Copyright © 2022 Texas Instruments Incorporated

## 7.4 Electrical Characteristics

AC Test Circuit, $T_A$ = 25°C, $V^+$ = 5 V

| PARAMETER | TEST CONDITIONS | LM567 | | | LM567C/LM567CM | | | UNIT |
|---|---|---|---|---|---|---|---|---|
| | | MIN | TYP | MAX | MIN | TYP | MAX | |
| Power Supply Voltage Range | | 4.75 | 5.0 | 9.0 | 4.75 | 5.0 | 9.0 | V |
| Power Supply Current Quiescent | $R_L$ = 20k | | 6 | 8 | | 7 | 10 | mA |
| Power Supply Current Activated | $R_L$ = 20k | | 11 | 13 | | 12 | 15 | mA |
| Input Resistance | | 18 | 20 | | 15 | 20 | | kΩ |
| Smallest Detectable Input Voltage | $I_L$ = 100 mA, $f_i = f_o$ | | 20 | 25 | | 20 | 25 | mVrms |
| Largest No Output Input Voltage | $I_C$ = 100 mA, $f_i = f_o$ | 10 | 15 | | 10 | 15 | | mVrms |
| Largest Simultaneous Outband Signal to Inband Signal Ratio | | | 6 | | | 6 | | dB |
| Minimum Input Signal to Wideband Noise Ratio | $B_n$ = 140 kHz | | −6 | | | −6 | | dB |
| Largest Detection Bandwidth | | 12 | 14 | 16 | 10 | 14 | 18 | % of $f_o$ |
| Largest Detection Bandwidth Skew | | | 1 | 2 | | 2 | 3 | % of $f_o$ |
| Largest Detection Bandwidth Variation with Temperature | | | ±0.1 | | | ±0.1 | | %/°C |
| Largest Detection Bandwidth Variation with Supply Voltage | 4.75 – 6.75 V | | ±1 | ±2 | | ±1 | ±5 | %V |
| Highest Center Frequency | | 100 | 500 | | 100 | 500 | | kHz |
| Center Frequency Stability (4.75 – 5.75 V) | 0 < $T_A$ < 70<br>−55 < $T_A$ < +125 | | 35 ± 60<br>35 ± 140 | | | 35 ± 60<br>35 ± 140 | | ppm/°C<br>ppm/°C |
| Center Frequency Shift with Supply Voltage | 4.75 V – 6.75 V<br>4.75 V – 9 V | | 0.5 | 1.0<br>2.0 | | 0.4 | 2.0<br>2.0 | %/V<br>%/V |
| Fastest ON-OFF Cycling Rate | | | $f_o$/20 | | | $f_o$/20 | | |
| Output Leakage Current | $V_8$ = 15 V | | 0.01 | 25 | | 0.01 | 25 | µA |
| Output Saturation Voltage | $e_i$ = 25 mV, $I_8$ = 30 mA<br>$e_i$ = 25 mV, $I_8$ = 100 mA | | 0.2<br>0.6 | 0.4<br>1.0 | | 0.2<br>0.6 | 0.4<br>1.0 | V |
| Output Fall Time | | | 30 | | | 30 | | ns |
| Output Rise Time | | | 150 | | | 150 | | ns |

(1) The maximum junction temperature of the LM567 and LM567C is 150°C. For operating at elevated temperatures, devices in the DIP package must be derated based on a thermal resistance of 110°C/W, junction to ambient. For the SOIC package, the device must be derated based on a thermal resistance of 160°C/W, junction to ambient.

Copyright © 2022 Texas Instruments Incorporated

## 7.5 Typical Characteristics





图 7-1. Typical Frequency Drift





图 7-2. Typical Bandwidth Variation





图 7-3. Typical Frequency Drift





图 7-4. Typical Frequency Drift





图 7-5. Bandwidth vs Input Signal Amplitude





图 7-6. Largest Detection Bandwidth


Copyright © 2022 Texas Instruments Incorporated

## 7.5 Typical Characteristics (continued)





图 7-7. Detection Bandwidth as a Function of $C_2$ and $C_3$





图 7-8. Typical Supply Current vs Supply Voltage





图 7-9. Greatest Number of Cycles Before Output





图 7-10. Typical Output Voltage vs Temperature

Copyright © 2022 Texas Instruments Incorporated

# 8 Parameter Measurement Information


All parameters are measured according to the conditions described in the *Specifications* section.

# 9 Detailed Description

## 9.1 Overview

The LM567C is a general purpose tone decoder. The circuit consists of I and Q detectors driven by a voltage controlled oscillator which determines the center frequency of the decoder. This device is designed to provide a transistor switch to ground output when the input signal frequency matches the center frequency pass band. Center frequency is set by an external timing circuit composed by a capacitor and a resistor. Bandwidth and output delay are set by external capacitors.

## 9.2 Functional Block Diagram





Copyright © 2022 Texas Instruments Incorporated

## 9.3 Feature Description

### 9.3.1 Center Frequency

The center frequency of the LM567 tone decoder is equal to the free running frequency of the voltage controlled oscillator. In order to set this frequency, external components should be placed externally. The component values are given by:

$$f_o \simeq 1 / (1.1 \times R_1 \times C_1) \quad (1)$$

where

- $R_1$ = Timing Resistor
- $C_1$ = Timing Capacitor

### 9.3.2 Output Filter

To eliminate undesired signals that could trigger the output stage, a post detection filter is featured in the LM567C. This filter consists of an internal resistor (4.7K-Ω) and an external capacitor. Although typically external capacitor value is not critical, it is recommended to be at least twice the value of the loop filter capacitor. If the output filter capacitor value is too large, the turn-on and turn off-time of the output will present a delay until the voltage across this capacitor reaches the threshold level.

### 9.3.3 Loop Filter

The phase locked loop (PLL) included in the LM567 has a pin for connecting the low pass loop filter capacitor. The selection of the capacitor for the filter depends on the desired bandwidth. The device bandwidth selection is different according to the input voltage level. Refer to the *Operation With $V_i$ < 200m – $V_{RMS}$* section and the *Operation With $V_i$ > 200m – $V_{RMS}$* section for more information about the loop filter capacitor selection.

### 9.3.4 Logic Output

The LM567 is designed to provide a transistor switch to ground output when the input signal frequency matches the center frequency pass band. The logic output is an open collector power transistor that requires an external load resistor that is used to regulate the output current level.

### 9.3.5 Die Characteristics





**图 9-1. Die Layout (C - Step)**

表 9-1. Die and Wafer Characteristics

| Fabrication Attributes | | General Die Information | |
|---|---|---|---|
| Physical Die Identification | LM567C | Bond Pad Opening Size (min) | 91µm x 91µm |
| Die Step | C | Bond Pad Metalization | 0.5% COPPER_BAL. ALUMINUM |
| **Physical Attributes** | | Passivation | VOM NITRIDE |
| Wafer Diameter | 150mm | Back Side Metal | BARE BACK |
| Dise Size (Drawn) | 1600µm x 1626µm 63.0mils x 64.0mils | Back Side Connection | Floating |
| Thickness | 406µm Nominal | | |
| Min Pitch | 198µm Nominal | | |
| **Special Assembly Requirements:** | | | |
| **Note: Actual die size is rounded to the nearest micron.** | | | |

| Die Bond Pad Coordinate Locations (C - Step) | | | | | | |
|---|---|---|---|---|---|---|
| (Referenced to die center, coordinates in µm) NC = No Connection, N.U. = Not Used | | | | | | |
| SIGNAL NAME | PAD# NUMBER | X/Y COORDINATES | | PAD SIZE | | |
| | | X | Y | X | | Y |
| OUTPUT FILTER | 1 | -673 | 686 | 91 | x | 91 |
| LOOP FILTER | 2 | -673 | -419 | 91 | x | 91 |
| INPUT | 3 | -673 | -686 | 91 | x | 91 |
| V+ | 4 | -356 | -686 | 91 | x | 91 |
| TIMING RES | 5 | 673 | -122 | 91 | x | 91 |
| TIMING CAP | 6 | 673 | 76 | 91 | x | 91 |
| GND | 7 | 178 | 686 | 117 | x | 91 |
| OUTPUT | 8 | -318 | 679 | 117 | x | 104 |

## 9.4 Device Functional Modes

### 9.4.1 Operation With $V_i$ < 200m – $V_{RMS}$

When the input signal is below a threshold voltage, typically 200m-VRMS, the bandwidth of the detection band should be calculated 方程式 2.

$$BW = 1070 \sqrt{\frac{V_i}{f_o C_2}} \text{ in \% of } f_o$$

where

- $V_i$ = Input voltage (volts rms), $V_i \leqslant$ 200mV
- $C_2$ = Capacitance at Pin 2( µ F)


Copyright © 2022 Texas Instruments Incorporated

### 9.4.2 Operation With $V_i$ > 200m – $V_{RMS}$

For input voltages greater than 200m-VRMS, the bandwidth depends directly from the loop filter capacitance and free running frequency product. Bandwidth is represented as a percentage of the free running frequency, and according to the product of f0•C2, it can have a variation from 2 to 14%. 表 9-2 shows the approximate values for bandwidth in function of the product result.

**表 9-2. Detection Bandwidth in Function of $f_o \times C_2$**

| $f_o \times C_2$ (kHzµF) | Bandwidth (% of $f_o$) |
|---|---|
| 62 | 2 |
| 16 | 4 |
| 7.3 | 6 |
| 4.1 | 8 |
| 2.6 | 10 |
| 1.8 | 12 |
| 1.3 | 14 |
| < 1.3 | 14 |

Copyright © 2022 Texas Instruments Incorporated

# 10 Application and Implementation

**备注**


以下应用部分中的信息不属于 TI 器件规格的范围，TI 不担保其准确性和完整性。TI 的客 户应负责确定器件是否适用于其应用。客户应验证并测试其设计，以确保系统功能。

## 10.1 Application Information

The LM567 tone decoder is a device capable of detecting if an input signal is inside a selectable range of detection. The device has an open collector transistor output, so an external resistor is required to achieve proper logic levels. When the input signal is inside the detection band, the device output will go to a LOW state. The internal VCO free running frequency establishes the detection band central frequency. An external RC filter is required to set this frequency. The bandwidth in which the device will detect the desired frequency depends on the capacitance of loop filter terminal. Typically a 1µF capacitor is connected to this pin. The device detection band has a different behavior for low and high input voltage levels. Refer to the *Operation With $V_i$ < 200m – $V_{RMS}$* section and the *Operation With $V_i$ > 200m – $V_{RMS}$* section for more information.

## 10.2 Typical Applications

### 10.2.1 Touch-Tone Decoder




Component values (typ) R1 6.8 to 15k R2 4.7k R3 20k C1 0.10 mfd C2 1.0 mfd 6V C3 2.2 mfd 6V C4 250 mfd 6V

**图 10-1. Touch-Tone Decoder**


Copyright © 2022 Texas Instruments Incorporated

#### 10.2.1.1 Design Requirements

| PARAMETERS | VALUES |
|---|---|
| Supply Voltage Range | 3.5 V to 8.5 V |
| Input Voltage Range | 20 $mV_{RMS}$ to VCC + 0.5 |
| Input Frequency | 1 Hz to 500 kHz |
| Output Current | Max. 15 mA |

#### 10.2.1.2 Detailed Design Procedure

##### 10.2.1.2.1 Timing Components

To calculate the timing components for an approximated desired central detection frequency ($f_0$), the timing capacitor value ($C_1$) should be stated in order to calculate the timing resistor value ($R_1$). Typically for most applications, a 0.1-µF capacitor is used.

$$f_o = 1 / (1.1 \times R_1 \times C_1) \quad (2)$$

##### 10.2.1.2.2 Bandwidth

Detection bandwidth is represented as a percentage of f0. It can be selected based on the input voltage levels (Vi). For Vi < 200 $mV_{RMS}$,

$$BW = 1070 \sqrt{\frac{V_i}{f_o C_2}} \text{ in \% of } f_o \quad (3)$$

For Vi > 200 $mV_{RMS}$, refer to 表 9-2 or 图 7-5.

##### 10.2.1.2.3 Output Filter

The output filter selection is made considering the capacitor value to be at least twice the Loop filter capacitor.

$$C_3 \geqslant 2C_2 \quad (4)$$

#### 10.2.1.3 Application Curve






**图 10-2. Frequency Detection**

### 10.2.2 Oscillator with Quadrature Output




Connect Pin 3 to 2.8V to Invert Output

**图 10-3. Oscillator with Quadrature Output**

#### *10.2.2.1 Design Requirements*

Refer to the previous *Design Requirements* section.

#### *10.2.2.2 Detailed Design Procedure*

Refer to the previous *Detailed Design Procedure* section.

#### *10.2.2.3 Application Curve*





**图 10-4. Quadrature Output**


Copyright © 2022 Texas Instruments Incorporated

### 10.2.3 Oscillator with Double Frequency Output





图 10-5. Oscillator with Double Frequency Output

#### *10.2.3.1 Design Requirements*

Refer to the previous *Design Requirements* section.

#### *10.2.3.2 Detailed Design Procedure*

Refer to the previous *Detailed Design Procedure* section.

#### *10.2.3.3 Application Curve*





图 10-6. Double Frequency Output

Copyright © 2022 Texas Instruments Incorporated

### 10.2.4 Precision Oscillator Drive 100-mA Loads





图 10-7. Precision Oscillator Drive 100-mA Loads

#### *10.2.4.1 Design Requirements*

Refer to the previous *Design Requirements* section.

#### *10.2.4.2 Detailed Design Procedure*

Refer to the previous *Detailed Design Procedure* section.

#### *10.2.4.3 Application Curve*






图 10-8. Output for 100-mA Load


Copyright © 2022 Texas Instruments Incorporated

### 10.2.5 AC Test Circuit




$f_i$ = 100 kHz + 5 V

***Note:** Adjust for $f_o$ = 100 kHz.

#### *10.2.5.1 Design Requirements*

Refer to the previous *Design Requirements* section.

#### *10.2.5.2 Detailed Design Procedure*

Refer to the previous *Detailed Design Procedure* section.

#### *10.2.5.3 Application Curve*

Refer to the previous *Application Curve* section.

Copyright © 2022 Texas Instruments Incorporated

## 11 Power Supply Recommendations

The LM567C is designed to operate with a power supply up to 9 V. It is recommended to have a well regulated power supply. As the operating frequency of the device could be very high for some applications, the decoupling of power supply becomes critical, so is required to place a proper decoupling capacitor as close as possible to VCC pin.

## 12 Layout

### 12.1 Layout Guidelines

The VCC pin of the LM567 should be decoupled to ground plane as the device can work with high switching speeds. The decoupling capacitor should be placed as close as possible to the device. Traces length for the timing and external filter components should be kept at minimum in order to avoid any possible interference from other close traces.

### 12.2 Layout Example





图 12-1. LM567 Layout Example


Copyright © 2022 Texas Instruments Incorporated

# 13 Device and Documentation Support

## 13.1 接收文档更新通知

要接收文档更新通知，请导航至 ti.com 上的器件产品文件夹。点击 *订阅更新* 进行注册，即可每周接收产品信息更改摘要。有关更改的详细信息，请查看任何已修订文档中包含的修订历史记录。

## 13.2 支持资源

TI E2E™ 支持论坛是工程师的重要参考资料，可直接从专家获得快速、经过验证的解答和设计帮助。搜索现有解答或提出自己的问题可获得所需的快速设计帮助。

链接的内容由各个贡献者“按原样”提供。这些内容并不构成 TI 技术规范，并且不一定反映 TI 的观点；请参阅 TI 的《使用条款》。

## 13.3 Trademarks

TI E2E™ is a trademark of Texas Instruments.
所有商标均为其各自所有者的财产。

## 13.4 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

## 13.5 术语表

TI 术语表　　本术语表列出并解释了术语、首字母缩略词和定义。

# 14 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

Copyright © 2022 Texas Instruments Incorporated

## PACKAGING INFORMATION

| Orderable part number | Status (1) | Material type (2) | Package \| Pins | Package qty \| Carrier | RoHS (3) | Lead finish/ Ball material (4) | MSL rating/ Peak reflow (5) | Op temp (°C) | Part marking (6) |
|---|---|---|---|---|---|---|---|---|---|
| LM567CM/NOPB | Active | Production | SOIC (D) \| 8 | 95 \| TUBE | Yes | SN | Level-1-260C-UNLIM | 0 to 70 | LM 567CM |
| LM567CM/NOPB.B | Active | Production | SOIC (D) \| 8 | 95 \| TUBE | Yes | SN | Level-1-260C-UNLIM | 0 to 70 | LM 567CM |
| LM567CMX/NOPB | Active | Production | SOIC (D) \| 8 | 2500 \| LARGE T&R | Yes | SN | Level-1-260C-UNLIM | 0 to 70 | LM 567CM |
| LM567CMX/NOPB.B | Active | Production | SOIC (D) \| 8 | 2500 \| LARGE T&R | Yes | SN | Level-1-260C-UNLIM | 0 to 70 | LM 567CM |
| LM567CN/NOPB | Active | Production | PDIP (P) \| 8 | 40 \| TUBE | Yes | NIPDAU | Level-1-NA-UNLIM | 0 to 70 | LM 567CN |
| LM567CN/NOPB.B | Active | Production | PDIP (P) \| 8 | 40 \| TUBE | Yes | NIPDAU | Level-1-NA-UNLIM | 0 to 70 | LM 567CN |

(1) **Status:** For more details on status, see our product life cycle.

(2) **Material type:** When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

(3) **RoHS values:** Yes, No, RoHS Exempt. See the TI RoHS Statement for additional information and value definition.

(4) **Lead finish/Ball material:** Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

(5) **MSL rating/Peak reflow:** The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

(6) **Part marking:** There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.


Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

**Important Information and Disclaimer:**The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.


In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

## TAPE AND REEL INFORMATION

**REEL DIMENSIONS**





**TAPE DIMENSIONS**




| | |
|---|---|
| A0 | Dimension designed to accommodate the component width |
| B0 | Dimension designed to accommodate the component length |
| K0 | Dimension designed to accommodate the component thickness |
| W | Overall width of the carrier tape |
| P1 | Pitch between successive cavity centers |


**QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE**




*All dimensions are nominal

| Device | Package Type | Package Drawing | Pins | SPQ | Reel Diameter (mm) | Reel Width W1 (mm) | A0 (mm) | B0 (mm) | K0 (mm) | P1 (mm) | W (mm) | Pin1 Quadrant |
|---|---|---|---|---|---|---|---|---|---|---|---|---|
| LM567CMX/NOPB | SOIC | D | 8 | 2500 | 330.0 | 12.4 | 6.5 | 5.4 | 2.0 | 8.0 | 12.0 | Q1 |


TAPE AND REEL BOX DIMENSIONS




*All dimensions are nominal


| Device | Package Type | Package Drawing | Pins | SPQ | Length (mm) | Width (mm) | Height (mm) |
|---|---|---|---|---|---|---|---|
| LM567CMX/NOPB | SOIC | D | 8 | 2500 | 367.0 | 367.0 | 35.0 |

## TUBE




*All dimensions are nominal

| Device | Package Name | Package Type | Pins | SPQ | L (mm) | W (mm) | T (µm) | B (mm) |
|---|---|---|---|---|---|---|---|---|
| LM567CM/NOPB | D | SOIC | 8 | 95 | 495 | 8 | 4064 | 3.05 |
| LM567CM/NOPB.B | D | SOIC | 8 | 95 | 495 | 8 | 4064 | 3.05 |
| LM567CN/NOPB | P | PDIP | 8 | 40 | 502 | 14 | 11938 | 4.32 |
| LM567CN/NOPB.B | P | PDIP | 8 | 40 | 502 | 14 | 11938 | 4.32 |




# PACKAGE OUTLINE

## D0008A


## SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT





NOTES:

1. Linear dimensions are in inches [millimeters]. Dimensions in parenthesis are for reference only. Controlling dimensions are in inches. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed .006 [0.15] per side.
4. This dimension does not include interlead flash.
5. Reference JEDEC registration MS-012, variation AA.




LAND PATTERN EXAMPLE
EXPOSED METAL SHOWN
SCALE:8X




SOLDER MASK DETAILS

4214825/C 02/2019

NOTES: (continued)


6. Publication IPC-7351 may have alternate designs.
7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.

# EXAMPLE STENCIL DESIGN

## D0008A

## SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT





SOLDER PASTE EXAMPLE
BASED ON .005 INCH [0.125 MM] THICK STENCIL
SCALE:8X

4214825/C 02/2019

NOTES: (continued)

8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
9. Board assembly site may have different recommendations for stencil design.

P (R–PDIP–T8) PLASTIC DUAL–IN–LINE PACKAGE




NOTES:
A. All linear dimensions are in inches (millimeters).
B. This drawing is subject to change without notice.
C. Falls within JEDEC MS–001 variation BA.

# 重要通知和免责声明

TI“按原样”提供技术和可靠性数据（包括数据表）、设计资源（包括参考设计）、应用或其他设计建议、网络工具、安全信息和其他资源，不保证没有瑕疵且不做出任何明示或暗示的担保，包括但不限于对适销性、与某特定用途的适用性或不侵犯任何第三方知识产权的暗示担保。

这些资源可供使用 TI 产品进行设计的熟练开发人员使用。您将自行承担以下全部责任：(1) 针对您的应用选择合适的 TI 产品，(2) 设计、验证并测试您的应用，(3) 确保您的应用满足相应标准以及任何其他安全、安保法规或其他要求。

这些资源如有变更，恕不另行通知。TI 授权您仅可将这些资源用于研发本资源所述的 TI 产品的相关应用。严禁以其他方式对这些资源进行复制或展示。您无权使用任何其他 TI 知识产权或任何第三方知识产权。对于因您对这些资源的使用而对 TI 及其代表造成的任何索赔、损害、成本、损失和债务，您将全额赔偿，TI 对此概不负责。

TI 提供的产品受 TI 销售条款)、TI 通用质量指南 或 ti.com 上其他适用条款或 TI 产品随附的其他适用条款的约束。TI 提供这些资源并不会扩展或以其他方式更改 TI 针对 TI 产品发布的适用的担保或担保免责声明。 除非德州仪器 (TI) 明确将某产品指定为定制产品或客户特定产品，否则其产品均为按确定价格收入目录的标准通用器件。

TI 反对并拒绝您可能提出的任何其他或不同的条款。

版权所有 © 2026，德州仪器 (TI) 公司

最后更新日期：2025 年 10 月